



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/972,963	10/10/2001	Gee-Sung Chae	3430-0168P	6251

2292 7590 10/27/2003

BIRCH STEWART KOLASCH & BIRCH  
PO BOX 747  
FALLS CHURCH, VA 22040-0747

EXAMINER

WILSON, SCOTT R

ART UNIT

PAPER NUMBER

2826

DATE MAILED: 10/27/2003

Please find below and/or attached an Office communication concerning this application or proceeding.



## **DETAILED ACTION**

### ***Election/Restrictions***

Applicant's election of claims 1-7 and 17-22 on 19 May 2003, and further election of the species of claims 1-7 on 11 August 2003 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

### ***Specification***

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: THIN FILM TRANSISTOR ARRAY GATE ELECTRODE FOR LIQUID CRYSTAL DISPLAY DEVICE.

### ***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 17 recites the limitation "said gate line" on page 28, line 1. There is insufficient antecedent basis for this limitation in the claim.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in-

(1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section

Art Unit: 2826

122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or  
(2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).

Claims 1, 2, 4, 5 and 7 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki et al.. As to claim 1, Yamazaki et al., Figure 12, discloses a TFT array substrate for use in a liquid crystal display device, the TFT array substrate comprising a gate line (157) arranged in a transverse direction over a substrate, a metallic oxide layer (col. 12, lines 16-18) surrounding the gate line, a data line (172) arranged in a longitudinal direction perpendicular to the gate line over the substrate, and thin film transistors (130), (140), formed near the crossing of the gate and data lines. Yamazaki et al., Figure 3G, further discloses the thin film transistor comprising a gate electrode (25) over the substrate, the gate electrode being extended from the gate line and surrounded by a metallic oxide (col. 12, lines 16-18), a gate insulation layer (Figure 3F, element 41)(col. 12, lines 53-54) on the metallic oxide surrounding the gate electrode, an active layer (171) and an ohmic contact layer (col. 16, lines 47-50) formed on the gate insulation layer, and source and drain electrodes (52) and (53) formed on the ohmic contact layer over the gate electrode, extended from the data line and spaced apart from the source electrode, respectively (col. 13, lines 1-5), a protection layer (44)(col. 13, lines 6 and 7) formed over said thin film transistor, the protection layer having a drain contact hole that exposes part of the drain electrode, and a pixel electrode (43) (col. 13, lines 12-13) formed in a pixel region that is defined by the gate and data lines, the pixel electrode contacting the drain electrode through the drain contact hole. Yamazaki et al., col. 4, lines 31-49, teaches that the gate electrode may have an oxide of the same metal used in the gate formed "around" the gate, or "surrounding" it, both of which are within the scope of having the metal oxide formed under the gate, on opposite sides of the gate and on top of the gate.

As to claim 2, Yamazaki et al., col. 15, lines 1-4, discloses that the gate may comprise tantalum, titanium or tungsten, which would form a surrounding oxide layer of tantalum oxide, titanium oxide or tungsten oxide, respectively, according to the teachings of col. 4, lines 31-49.

As to claim 4, Yamazaki et al., Figure 3A, discloses (col. 8, lines 64-65) a blocking layer, or buffering layer formed between the substrate (1) and the gate line and gate electrode (25) and (26).

As to claim 5, Yamazaki et al., col. 15, lines 1-4, discloses that the gate may comprise tantalum, titanium or tungsten, which would form a surrounding oxide layer of tantalum oxide, titanium oxide or tungsten oxide, respectively, according to the teachings of col. 4, lines 31-49. Yamazaki et al. discloses (col. 8, line 64), however, that the blocking film (24) of Figure 3A, is formed of silicon oxide.

As to claim 7, Yamazaki et al. discloses (col. 8, line 64) that the blocking film (24) of Figure 3A is formed of silicon oxide.

Claims 17-21 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki et al.. As to claim 17, Yamazaki et al., Figures 3A through 3G and 12, discloses an insulated conductor structure for use in a TFT array substrate of a liquid crystal display device, the conductor structure comprising a substrate (1), a metallic conductive line (157) arranged over said substrate, a metallic conductive electrode (25) and (26) arranged over said substrate and branching off said conductive line, a metallic oxide layer (col. 12, lines 16-18) surrounding said electrode and an insulation layer (41) on said conductive line and said metallic oxide layer.

As to claim 18, Yamazaki et al., col. 15, lines 1-4, discloses that the conductor structure, embodied as a gate, may comprise tantalum, titanium or tungsten, which would form a surrounding oxide layer of tantalum oxide, titanium oxide or tungsten oxide, respectively, according to the teachings of col. 4, lines 31-49.

As to claim 19, Yamazaki et al., Figure 3A, discloses (col. 8, lines 64-65) a blocking layer, or buffering layer formed between the substrate (1) and the conductive line and conductive electrode, embodied as a gate line and gate electrode (25) and (26).

As to claim 20, Yamazaki et al. discloses (col. 8, line 64) that the blocking film (24) of Figure 3A is formed of silicon oxide.

As to claim 21, Yamazaki et al. embodies the conductor structure of claim 17 as a gate line and gate electrode (col. 15, lines 16-17).

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki et al. in view of Dimitrakopoulos et al.. Yamazaki et al. discloses the invention of claim 2, as described above. Yamazaki et al. does not disclose expressly the gate line and gate electrode formed from copper. Dimitrakopoulos et al., Claim 5, discloses the gate electrode of a thin film transistor comprised of copper. At the time of invention, it would have been obvious to a person of ordinary skill in the art to form the gate electrode of Yamazaki et al. from copper. The motivation for doing so would have been to take advantage of the superior conductivity characteristics recognized for copper. Therefore, it would have been obvious to combine Dimitrakopoulos et al. with Yamazaki et al. to obtain the invention as specified in claim 3.

Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki et al. in view of Dimitrakopoulos et al.. Yamazaki et al. discloses the invention of claim 17, as described above. Yamazaki et al. does not disclose expressly the conductive line and conductive electrode formed from copper. Dimitrakopoulos et al., Claim 5, discloses the gate electrode of a thin film transistor comprised of copper. At the time of invention, it would have been obvious to a person of ordinary skill in the art to form the conductive electrode of Yamazaki et al. from copper. The motivation for doing so would have been to take advantage of the superior conductivity characteristics recognized for copper. Therefore, it would have been obvious to combine Dimitrakopoulos et al. with Yamazaki et al. to obtain the invention as specified in claim 22.

***Allowable Subject Matter***

Claim 6 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2826


No prior art discloses a tantalum nitride or titanium nitride blocking layer formed under a gate electrode surrounded by a metallic oxide in a TFT.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Scott R. Wilson whose telephone number is 703-308-6557. The examiner can normally be reached on M-F 8:30 - 4:30 Eastern.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on 703-308-6601. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-1782.

srw  
October 16, 2003

  
NATHAN J. FLYNN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800